• Log in | Sign up
    link
    fedilink
    3020 days ago

    I am not in this chart because my favourite programming languages are too nerdy for the cool programming nerds to include in their nerd chart.

        • @[email protected]
          link
          fedilink
          719 days ago

          A ton of people. Anything aerospace, DoD, Space, or critical infrastructure. All those industries have to use VHDL to support legacy products from the 80s and 90s. At that point everyone is like, “Sure its 2025, by why switch to SystemVerilog? We already know VHDL.” and thus you got a whole army of engineers making next gen satellites, augmented reality headsets, etc. …… in VHDL 93.

          • Agility0971
            link
            fedilink
            319 days ago

            Is it such a hassle learning verilog if you know vhdl or vice versa?

            • @[email protected]
              link
              fedilink
              4
              edit-2
              19 days ago

              Not really, HDL is HDL. At the end of the day, as long as you know what you want to do electrically then everything else is an exercise of translating that desire into VHDL, Verilog, or SystemVerilog. The only real hassle is creating test-benches and verification simulations. But at that point it’s discretionary towards the designer. A lot of tools coming from Intel, Xilinx, and Synopsys allow you to “black box” components. So a module written in VHDL can be incorporated into a design or test bench written in verilog and vis-versa. IMHO VHDL is still dominant because grey beard chief engineers throw a little hissy fit at design reviews when they learn the junior engineers did everything in verilog.

              • @[email protected]
                link
                fedilink
                217 days ago

                Tbf, I am not a grey beard chief engineer, and I strongly prefer VHDL for design. For verification I actually really like SystemVerilog.

                VHDL is strongly types, which prevents a lot of issues with types that I’ve hit with [System]Verilog.

                Also, having learned VHDL first, I think it is easier to go from VHDL to Verilog, as opposed to vice versa. And this is mainly because VHDL is stricter.

        • @[email protected]
          link
          fedilink
          219 days ago

          I do mostly c/c++ for an embedded product, but one of the modules in the system uses an FPGA programmed w/ VHDL. So I’ve gotten to do a few deep dives into that code in the past couple years.

          It’s been decades since I’ve had to write new VHDL or Verilog though.

  • TimeSquirrel
    link
    fedilink
    2620 days ago

    Cobol: you are old, and a nerd, and probably making some sweet cheddar right now propping up a mid to late 20th century beast somewhere.

    Assembly: you are a cyborg.

    • @[email protected]
      link
      fedilink
      English
      1020 days ago

      Assembly: you are a cyborg.

      Or programming a tiny microcontroller to blink a led as efficient as possible.

      • TimeSquirrel
        link
        fedilink
        720 days ago

        Something wrong with:

        #include <Arduino.h>
        
        
        void loop()  {
        digitalWrite(13, HIGH);
        delay(1000);
        digitalWrite(13, LOW);
        delay(1000);
        }
        

        ? 😂🤮

        • @[email protected]
          link
          fedilink
          1220 days ago

          Obviously the only correct way to blink an LED is to use a hardware timer to trigger a DMA transfer which stores a bit in the pin toggle register at a set interval

          • @[email protected]
            link
            fedilink
            English
            319 days ago

            yeah! Or or use the interrupt pins and a 555 timer! both options are better than python though at least.

  • @[email protected]
    link
    fedilink
    2620 days ago

    I know who made this included React and HTML specifically to trigger us programmers, to that I say… well played >:(

    • Log in | Sign up
      link
      fedilink
      6
      edit-2
      20 days ago

      As a haskell nerd, I feel that I have the moral authority to declare you king of the nerds.

      “Ha! You think your language has macros? You call that a macro?! This list processing code is a list of tokens, why wouldn’t it be able to edit itself?”

      It breaks my brain.

        • Log in | Sign up
          link
          fedilink
          218 days ago

          Absolutely. It’s just that less fuss is being made about it on hacker news because the cool kids say you’ll be a better programmer in other languages if you learn rust when they used to say that you’ll be a better programmer in other languages if you learn haskell.

          With stack (consistent package version snapshot database based project starter and build tool) instead of cabal, you get the transferable and repeatable build benefits of docker with none of the hassle. Just stack new at the start and stack build or stack repl during development. Nothing gets bitrotten any more.

          • @[email protected]
            link
            fedilink
            English
            118 days ago

            Nah, I am not talking about hackernews buzz. I just thought it is dying couple of years ago.

            • Log in | Sign up
              link
              fedilink
              217 days ago

              I’ve addressed both popularity (waned - rust is the cool new difficult-to-learn principled language now) and bitrottenness (rock solid). I’m not sure what else you were meaning if it wasn’t either of these.

    • @[email protected]
      link
      fedilink
      117 days ago

      Nah, too relevant, what with LUA, functional programming, currying, and AI, et. al. ;)

      I did an AI robot arena bot in college using Lisp. That was interesting.

  • @[email protected]
    link
    fedilink
    15
    edit-2
    20 days ago

    R

    We can reject the null hypothesis that you are not a nerd at significance $\alpha < 0.001$.

    oh wait, shit let me run that again, my data frame is full of NA somehow, again.